디지털논리회로설계 실습과제

2024049198
로봇공학과
김동우

<VHDL 코드>

```
library ieee;
use ieee.std_logic_1164.all;

entity not_gate is
port (
a : in std_logic;
y : out std_logic
);
end entity not_gate;

architecture behavioral of not_gate is
begin
y <= not a;
end architecture behavioral;
```

<회로>

